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ABSTRACT 
This report discusses about the overview of the chosen project, which is an 
Educational Processor (EduCPU). The objective of this project is to develop a simple 
processor using TTL logic gates and also to develop simulation software for 
educational purpose. The software is responsible for sending instruction codes to the 
simple processor through serial communication in order to execute the instruction. 
The software written is also capable of simulating the behaviour of the simple 
processor. This educational processor would be used as a learning tool in Computer 
System Architecture course in in Universiti Teknologi PETRONAS (UTP) to assist 
students in understanding about computer system architecture. In order to complete 
this project, the scope of study basically will cover the computer system architecture 
and details about Central Processing Unit (CPU). The instruction format and CPU 
data path design both are based on MIPS architecture processor. The methodologies 
that are involved in this project are design and validation phase, constructing the 
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